



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/573,361	03/06/2007	Rupert Glaser	I432.131.101/P32351	9447
25281	7590	08/20/2010	EXAMINER	
DICKE, BILLIG & CZAJA FIFTH STREET TOWERS 100 SOUTH FIFTH STREET, SUITE 2250 MINNEAPOLIS, MN 55402			CAO, CHUN	
			ART UNIT	PAPER NUMBER
			2115	
			MAIL DATE	DELIVERY MODE
			08/20/2010	PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	<b>Application No.</b> 10/573,361	<b>Applicant(s)</b> GLASER, RUPERT	
	<b>Examiner</b> Chun Cao	<b>Art Unit</b> 2115	

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 06 March 2007.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 20-39 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 20-39 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All    b) ☐ Some \*    c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |   |   |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftperson's Patent Drawing Review (PTO-948)   | 5) <input type="checkbox"/> Notice of Informal Patent Application                       |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)<br>Paper No(s)/Mail Date <u>6/11/07, 3/25/08</u> . | 6) <input type="checkbox"/> Other: _____  |

### DETAILED ACTION

1. Claims 20-39 are presented for examination.
2. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed. The current title is imprecise.

### ***Claim Rejections - 35 USC § 103***

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 20-39 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gorbet et al. (Gorbet), U.S. patent no. 5,941,714<sup>1</sup> in view of D'Angelo (D'Angelo), U.S. publication no. 2002/0030475<sup>2</sup> and Duley (Duley), U.S. patent no. 6,766,222.

As per claim 20, Gorbet discloses a processor array [fig. 1] comprising: a multiplicity of processor elements [col. 4, lines 14-15], each processor element comprising: at least one processor [col. 2, lines 16-17]; a plurality of power supply interfaces for transmitting electricity from and to a plurality of processor elements adjacent to the respective processor element [col. 5, lines 30-39]; a plurality of power supply switches, each power supply interface being assigned a power supply switch, with which electricity can be supplied or not supplied to the respective power supply interface as desired [figures 1, 2; col. 5, lines 17-39]; and wherein at least to some

Art Unit: 2115

extent, only the processor elements that are arranged locally directly adjacent to one another are coupled to one another in order to exchange electronic messages and to transmit electricity [fig. 1; col. 5, lines 3-8]. Gorbet inherently teaches of testing means for testing whether there is an electrical short-circuit at a power supply interface to a coupled adjacent processor element; control means for closing the respective power supply switch so that electricity can be supplied to the power supply interface when there is no short-circuit on the power supply interface [col. 5, lines 27-39]. In summary, Gorbet discloses that a power supply switch, a short-circuit testing unit and a control unit; and supplying power to a power supply interface when there is no short-circuit at said power supply interface is well known in the art.

D'Angelo discloses that a series of power supply switches which are actuated depending on the result of a short-circuit test [paragraphs 0002, 0004].

Furthermore, Duley teaches of sequentially testing whether there is a short-circuit at a power supply interface to a connected adjacent processor element [col. 2, lines 28-34, 49-65].

It would have been obvious to combine the teaching of Gorbet and D'Angelo and Duley, because the specific teaching of D'Angelo and Duley would improve the reliability of Gorbet system by sequentially testing power supply system for a short-circuit .

As per claim 21, Gorbet discloses at least some of the processor elements have a sensor or an actuator that is coupled to the processor, and wherein sensor data or

---

<sup>1</sup> Gorbet is cited by applicant.

Art Unit: 2115

actuator data is transmitted in the electronic messages between the processor elements arranged adjacent to one another [col. 2, lines 59-67].

As per claim 22, D'Angelo discloses that the testing means further comprises at least one short-circuit testing unit that has a current limiting device [paragraphs 0002-0004].

As per claim 23, D'Angelo discloses that each power supply switch is assigned a current limiting device [paragraphs 0002-0004].

As per claim 24, D'Angelo discloses that at least part of the power supply switch is set up as a current-limited switch [paragraphs 0002-0004].

As per claim 25, Gorbet inherently discloses that the processor elements are arranged in matrix form in rows and columns [col. 5, lines 9-16].

As per claim 26, Gorbet discloses at least one interface processor that provides a message interface of the processor array [col. 2, lines 59-67; col. 8, lines 31-34; col. 11, lines 24-43].

As per claim 27, Gorbet discloses that sensor data or actuator data is transmitted in the electronic messages from and to the interface processor [col. 2, lines 59-67; col. 8, lines 31-34; col. 11, lines 24-43].

As to claim 28 is contained the same limitations as set forth in claim 20. Furthermore, Gorbet disclose that the processors, sensors, or actuators are arranged in the fabric structure; electrically conductive filaments that couple the processors to one another; conductive data transmission filaments that couple the processors to one

---

<sup>2</sup> D'Angelo is cited by applicant.

Art Unit: 2115

another; and electrically nonconductive filaments [figures 1, 2; col. 2, lines 59-67; col. 4, line 14-col. 5, line 8]. Therefore, same rejection is applied.

As to claims 29-36, Gorbet inherently discloses the limitations as indicated in the claims. Also, Official Notice is taken that these limitations are well known in the art.

As to claim 37 is contained the same limitations as set forth in claim 20. Therefore, same rejection is applied.

As to claims 38-39, claim 20 basically is the corresponding elements that are carried out the method of operating steps in claims 38-39. Accordingly, claims 38-39 are rejected for the same reason as set forth for claim 20.

### ***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chun Cao whose telephone number is 571-272-3664. The examiner can normally be reached on Monday-Friday from 7:30 am-4:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thomas C. Lee can be reached on 571-272-3667. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2115

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

August 19, 2010

/Chun Cao/

Primary Examiner, Art Unit 2115